CE 338: Digital VLSI Design (Laboratory), Fall 2026
Labs:
8/25,  Lab 1 Design an R-2R DAC.
9/1, Lab 2 Layout the R-2R DAC.
9/8, Lab 3 MOSFETs and IV Curves.
9/15, Lab 4 The Inverter.
9/22, Lab 5 Build a NAND, NOR, XOR, and Full Adder.
9/29,  Lab 6 Using Buses in ElectricVLSI.
10/6, Lab 7 Design a MUX, and a High-Speed Full Adder.
10/13, Lab 8 Design an 8-Bit ALU. (2-week lab)
10/20, Keep working on Lab 8.
11/3, Lab 9 Cadence Virtuoso 1 - 3
11/10, Lab 10 Cadence Virtuoso 4 - 7 (Tutorial 7 is on tsmc180, request Dropbox access if you have signed the NDA).
11/17, Lab 11 Cadence RTL to GDS flow (week 1)
12/1, Lab 12 Cadence RTL to GDS flow (week 2)


Links:

Download LTSpice here

**LtSpice is available in BH 570 and SFH 2771: Open My PC - C Drive - Program Files - LTC, you can find LTSpice there, right click on the icon, and create a shortcut onto your desktop.

The C5_models.txt file   

Go back to yilectronics.com