The Inverter

Calvin Reese cjreese@fortlewis.edu

10/4/2021

1 Introduction

MOSFETS are used everywhere and the more effective and simple form of MOSFETS are CMOS Inverters. These inverters use one PMOS to pass logic high and one NMOS to pass logic low. In this lab we will be going over the process of drawing an inverter in Electric VLSI and simulating it in both LTSpice and Electric VLSI.

2 Materials and Methods

We went through 5 tasks as per the instructions in http://www.yilectronics. com/Courses/ENGR338L_CE/f2021/lab5_Inverter/Lab5.html. These tasks go over creating 2 different inverters (one larger and one smaller) then testing both of them in LTSpice and Electric VLSM.

3 Results



20/10 Inverter Layout



100/50 Inverter Schematic



100/50 Inverter output



20/10 Inverter with 100fF Capacitor Output



20/10 Inverter with 1pF Capacitor Output



20/10 Inverter with 10pF Capacitor Output

FRANK COLUMN	1- 11-1-				- 🗆 ×
Hie Edit Cell Export View Window Too	знер ∃ ≥ ≫ ⊴ср ++)а⇒				
Corporate Parlier Jayre Tendata Tenda	vd vin in 0 PULSE(.optio .incluc	in 100/5 d vdd 0 DC 5 0 5 6n 100p 100p 30n 6 .tran 200n ns plotwinsize=0 le C5_models.txt	50 + out 61n) <u>100f</u>		
<					× >
	Bettin Messages Checking libery 'labl' for repsit library check bertors found Checking schematic cell 'liberter_l00_50(sch)' Bo errors found Checking schematic cell 'sim_Inverter(sch)' Bo errors found d errors and ownings found (took 0.026 secs)	ed 			
NOTHING SELECTED SIZE: 16.5 x 16 TE	CH: schemetic				(12, -2)
	100/50 Inverter	with 100fF Capa	ritor		
LTspice XVII - Sim_Inverter.spi Elle View Blot Settings Simulation [] Elle View Blot Settings All (0, 0, 0) Elle Particulation [] Elle Particulation [] Sim Inverter.spi Sim Inverter.spi	(ools Window Help 、	1 昌錮 ℓ → ゆ < ÷ 3 文ひ ♡ <	0 ℃ Em E 3 da		- ¤ ×
L'Spice XVII - Sim_Inverter.spi Elle View Bot Settings Simulation 1 De 201 Particular	/ [ools Window Help 、	●「日本」(1995年)(1995年)) 「日本」(1995年)) 「日本」(1995年) 「日本」	0 ℃ Em E3 da =p		- a ×
P Thpice XMI - Sim_Jowertacy) Die Veen Die York Die Versite Die Versit <thdie th="" versite<=""> Die</thdie>	Tools Window Help 《 文 註 [] 田 浩 帝 弟 命 @ V(m)	a) 魯魯 ℓ ↔ 叩 २ ÷ 3 文 ⊅ 沙 沙 〈)) C field 4 4	V(out)	
P Table XMI - Sim_Joverteragi Die Veew Die Sittigs Simulation Die Sittigs Die Sittigs Simulation Die Sittigs Die Sittigs Sittigs Sittigs S	Tools Window Help Cools Window Help 全発:臣任臣帝帝《圣帝帝》	▲ ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ●	2 9 C Gri E 3 da 19 120ns 140ns	V(out)	- 0 X
	Look Minok Help Cold Minok Help V(m) V(m) 1 Sim Inverter(sch) from libre 0.3, Z021 11:49:35 0.4, Z021 09:17:19 0.4, Z021 09:17:19 0.4, Z021 09:17:19 0.4, Z021 09:17:19 (.4, Z0	a) △ @) ▲ 	7	V(out)	

100/50 Inverter with 100fF Capacitor Output



100/50 Inverter with 1pF Capacitor Output



100/50 Inverter with 10pF Capacitor Output



4 Discussion

Both inverters worked exactly as they should since all the sims showed the correct output. As we can see, if the inverter is larger and holds more MOSFETS, then it is more responsive with larger capacitances. I personally like to use the LTSpice sims since they are easier to program, manipulate, and implement compared to the IRSIM that Electric VLSI offers, however I am now capable of using both. The construction of these inverters can also be extrapolated out to more complicated CMOS designs such as an NAND gate.