# Seven-Segment Display on An FPGA

Calvin Reese cjreese@fortlewis.edu

2/20/22

# 1 Introduction

This Lab, we started to make our own code to complete various simple tasks

# 2 Materials and Methods

The tutorial for making these examples are in http://www.yilectronics.com/Courses/CE433\_Labs/s2022/Lab3\_MoreFPGA/Lab3.html

### 3 Results

#### 3.1 Task 1



### Inverter Sim



Inverter Output



```
Two Bit Full Adder Code
```

```
1
 2
4 module twoBitFullAdder(sw,led);
 5 input [3:0]sw;
b input [2:0]bw;
6 output [2:0]led;
7 assign led[0] = (sw[0]^sw[2]);
8 assign led[1] = (~(sw[0]&sw[2])&(sw[1]^sw[3]))|((sw[0]&sw[2])&~(sw[1]^sw[3]));
9 assign led[2] = (sw[1]&sw[3])|((sw[0]&sw[2])&(sw[1]^sw[3]));
10 endmodule
11
12 module twoBitFullAdder_tb;
13 reg [3:0]in;
14 wire [2:0]out;
15
16 twoBitFullAdder UUT(.sw(in),.led(out));
17
18 initial begin
19 in = 4'b0001;
20 #50;
21 in = 4'b0011;
22 #50;
23 in = 4'b0111;
24 #50;
25 in = 4'b1111;
26 #50;
27 in = 4'b1110;
28 <mark>#50;</mark>
29 in = 4'b1100;
30 <mark>#50;</mark>
31 in = 4'b1000;
32 end
33 endmodule
```

Two Bit Full Adder Sim				
Name	Value	0.000 ns	200.000 ns	
∨ 😻 in[3:0]	8	1 3 7 f	• ( • )	
14 [3]	1			
14 [2]	0			
14 [1]	0			
18 [0]	0			
∨ ♥ out[2:0]	2	1 3 4 6	5 3	
16 [2]	0			
18 [1]	1			
18 [0]	0			

Two Bit Full Adder Output



8 Input AND Code

23	<pre>module eightAND(sw,led);</pre>
24	input [7:0]sw;
25	output [0:0] led;
26	<pre>assign led[0] = sw[0]&amp;sw[1]&amp;sw[2]&amp;sw[3]&amp;sw[4]&amp;sw[5]&amp;sw[6]&amp;sw[7];</pre>
27	endmodule
28	
29	<pre>module eightAND_tb;</pre>
30	reg [7:0] in;
31	wire out;
32	<pre>eightAND UUT(.sw(in),.led(out));</pre>
33	initial begin
34	in = 2'h00;
35	#50;
36	in = 2'hF0;
37	#50;
38	in = 2'h66;
39	#50;
40	<pre>in = 2'h0F;</pre>
41	#50;
42	<pre>in = 2'hFF;</pre>
43	#50;
44	end
45	endmodule

8 Input AND Sim

Name	Value	0.000 ns 200.0
∨ 😻 in[7:0]	ff	00 £0 66 0f
18 [7]	1	
18 [6]	1	
18 [5]	1	
4]	1	
4 [3]	1	
18 [2]	1	
1] 🖁	1	
4 [0]	1	
18 out	1	

8 Input AND Output





4-1 MUX Code /2 module fourtooneMUX(sw,led); 24 input [5:0] sw; 25 output [6:0] led; 26 assign led[0] = (~sw[0]&~sw[1]&sw[2])|(sw[0]&~sw[1]&sw[3])|(~sw[0]&sw[1]&sw[4])|(sw[0]&sw[1]&sw[5]); 27 endmodule 28 29 module fourtooneMUX\_tb; 30 erag [5:0] in; 31 wire out; 32 fourtooneMUX UUT(.sw(in),.led(out)); 33 initial begin 34 in = 6'b000000; 35 #50; 36 in = 6'b001000; 37 #50; 38 in = 6'b001001; 41 #50; 42 in = 6'b00001; 43 #50; 44 in = 6'b00001; 45 #50; 46 in = 6'b01001; 47 #50; 48 in = 6'b00001; 47 #50; 48 in = 6'b10001; 47 #50; 48 in = 6'b10001; 51 #50; 51 in = 6'b10001; 53 #50; 54 in = 6'b10001; 55 #50; 56 in = 6'b10001; 57 end 58 endmodule

4-1 MUX Sim

Name	Value	0.000 ns	200.000 ns	400.000 ns
∨ 😻 in[5:0]	07	04 00 08 09	01 11 12 02	22 23 03
18 [5]	0			
4] [4]	0			
18 [3]	0			
18 [2]	1			
1] 🖁	1			
4 [0]	1			
le out	0			

4-1 MUX Output



### 3.2 Task 2

Running LED Output: https://youtu.be/Sh14Sl2qcLU

### 3.3 Task 3

7 \$	Segment Display Code
21	<pre>module decoder_7seg(in1,out1);</pre>
22	<pre>input[3:0] in1;</pre>
23	output reg [6:0]out1;
24	always @(in1)
25	case(in1)
26	4'b0000 : out1=7'b1000000;
27	4'b0001 : out1=7'b1111001;
28	4'b0010 : out1=7'b0100100;
29	4'b0011 : out1=7'b0110000;
30	4'b0100 : out1=7'b0110001;
31	4'b0101 : out1=7'b0010010;
32	4'b0110 : out1=7'b0000010;
33	4'b0111 : out1=7'b1111000;
34	4'b1000 : out1=7'b0000000;
35	4'b1001 : out1=7'b0010000;
36	4'b1010 : out1=7'b0001000;
37	4'b1011 : out1=7'b0000011;
38	4'b1100 : out1=7'b1000110;
39	4'b1101 : out1=7'b0100001;
40	4'b1110 : out1=7'b0000110;
41	4'b1111 : out1=7'b0001110;
42	endcase
43	endmodule
44	
45	<pre>module sevenseg(sw,seg,an);</pre>
46	<pre>input [3:0] sw;</pre>
47	output [6:0] seg;
48	output [3:0] an;
49	
50	
51	assign an <b>=4'b1110;</b>
52	<pre>decoder_7seg ss(sw,seg);</pre>
53	endmodule

7 Segment Display Output





# 4 Discussion

All of this was fairly simple just to follow your tutorial. All the outputs works exactly as intended, and only had some small issues getting the compiler to like my reset switch for the running LED