

# Lab 2 Introduction to FPGA

Calvin Reese  
cjreese@fortlewis.edu

2/3/22

## 1 Introduction

This lab we loaded 3 sets of simple programs to learn how to design logic code and program the FPGA

## 2 Materials and Methods

The tutorial for making these examples are in [http://www.yilelectronics.com/Courses/CE433\\_Labs/s2022/Lab2\\_FPGA\\_Basics/Lab2.html](http://www.yilelectronics.com/Courses/CE433_Labs/s2022/Lab2_FPGA_Basics/Lab2.html)

## 3 Results

TASK 3: Video explaining volatile vs non-volatile programs loaded on the FPGA:

### 3.1 Task 1


AND Gate code:

```
1 timescale 1ns / 1ps
2 //////////////////////////////////////////////////
3 // Company:
4 // Engineer:
5 //
6 // Create Date: 01/31/2022 11:44:31 AM
7 // Design Name:
8 // Module Name: AndGate
9 // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 //////////////////////////////////////////////////
21
22
23 module AndGate(input a,b, output y);
24     assign y=a&b;
25 endmodule
```

### AND Gate Sim code:

```
1 timescale 1ns / 1ps
2 ////////////////////////////////////////////////////////////////////
3 // Company:
4 // Engineer:
5 //
6 // Create Date: 02/03/2022 08:21:29 AM
7 // Design Name:
8 // Module Name: testbench_andgate
9 // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 ////////////////////////////////////////////////////////////////////
21
22
23 module testbench_andgate();
24     reg a,b;
25     wire y;
26     XorGate dut(a,b,y);
27     initial begin
28         a=0; b=0; #10;
29         b=1; #10;
30         a=1; b=0; #10;
31         b=1; #10;
32     end
33 endmodule
```


### AND Gate Sim Results:




AND Gate Programming Code:

```
1 timescale 1ns / 1ps
2
3 module testbench_andgate(input[15:0] sw, output [15:0] led);
4     XorGate dut(
5         .a(sw[0]),
6         .b(sw[1]),
7         .y(led[0])
8     );
9 endmodule
```


AND FPGA Logic 00




AND FPGA Logic 10



AND FPGA Logic 01



AND FPGA Logic 11




## 3.2 Task 2


### OR Gate Sim Code

```
1 timescale 1ns / 1ps
2 //////////////////////////////////////
3 // Company:
4 // Engineer:
5 //
6 // Create Date: 02/03/2022 09:47:19 A
7 // Design Name:
8 // Module Name: XorGate
9 // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 //////////////////////////////////////
21
22
23 module OrGate(input a,b, output y);
24     assign y=a|b;
25 endmodule
```


### OR Gate Sim Results




OR FPGA Logic 00




OR FPGA Logic 10



OR FPGA Logic 01




OR FPGA Logic 11



### XOR Gate Sim Code


```
1 `timescale 1ns / 1ps
2 ///////////////////////////////////////////////////////////////////
3 // Company:
4 // Engineer:
5 //
6 // Create Date: 02/03/2022 09:47:19 AM
7 // Design Name:
8 // Module Name: XorGate
9 // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 ///////////////////////////////////////////////////////////////////
21
22
23 module XorGate(input a,b, output y);
24     assign y=a^b;
25 endmodule
```

### XOR Gate Sim Results






XOR FPGA Logic 00




XOR FPGA Logic 10



XOR FPGA Logic 01



XOR FPGA Logic 11



## 4 Discussion

All of this was fairly simple just to follow your tutorial. I just reused the FPGA and Sim code for the OR and XOR for efficiency. I am excited to see where this takes us.