Verilog and FPGA Basics

Calvin Reese cjreese@fortlewis.edu

1/31/22

1 Introduction

This lab we simply got introduced to Verilog and vim. here is the evidence that I participated.

2 Materials and Methods

The tutorial for making these examples are in http://www.yilectronics.com/ Courses/CE433/s2022/lectures/week1_Basics/week1_Basics.html

3 Results

3.1 Task 1

2.2 Code: Dataflow modeling

```
1 module data_flow(out1,out2,in1,in2);
2
3 input in1,in2;
4 output out1,out2;
5
6 wire and_out,or_out;
7
8 assign and_out = in1 & in2;
9 assign or_out = in1 | in2;
10 assign out1 = and_out ^ or_out;
11 assign out2 = ~in2;
12
13 endmodule
```

2.3 Code: Behavioral modeling



Sim Results for 2.1, 2.2, 2.3. It is the same output for each because it is just the and operation completed in 3 different methods and with the same inputs/outputs.

Name	Value	0.000 ns	100.000 ns	200.000 ns	300.000 ns	400.000 ns	500.000 ns
堤 in1t	0						
🕌 in2t	0						
🔓 out1t	0						
🔓 out2t	1						

3.2 Task 2

2.4 Code: blocking vs non-blocking

```
1 timescale 1ns / 1ps
 3 module blocking_nonblocking(y,x,clk);
 4 input x,clk;
 5 output reg [5:0] y;
 6
   initial y = 6'b000000;
 8
 9 always @ (posedge clk);
10 begin
11 y[0] = x;
12 y[1] = y[0];
13 y[2] = y[1];
14
15 y[3] <= x;
16 y[4] <= y[3];
17 y[5] <= y[4];
18 end
19
20 endmodule
21
22 module blocking_nonblocking_tb(y,x,clk);
23 reg x,clk;
24 wire y;
25 blocking_nonblocking UUT(.y(y),.x(x),.clk(clk));
  initial begin
26
          #5; x=1'b0;clk=1'b0;
27
28
          #5; x=1'b0;clk=1'b1;
29
          #5; x=1'b1;clk=1'b0;
30
          #5; x=1'b1;clk=1'b1;
31 end
32 endmodule
```

2.4 Sim: error

The sim refused to run giving the compiling error "[Vivado 12-12986] Compiled library path does not exist: "". However, I know the code would show y[0:3] would be HIGH when x was HIGH and y[4:5] would be LOW regardless of x.

3.3 Task 3

2.5 Code: Using multiple logic operators using data flow modeling

1	timescale 1ns / 1ps
2	7//////////////////////////////////////
3	
4	<pre>module test1(out1,out2,in1,in2);</pre>
5	<pre>input in1,in2;</pre>
6	<pre>output out1,out2;</pre>
7	<pre>assign out1 = in1&in2^in1 in2;</pre>
8	assign #20 out2 = ~in2;
9	endmodule

2.5 Sim

Name	Value	0.000 ns	100.000 ns	200.000 ns	300.000 ns	400.000 ns	500.000 ns
堤 in1t	0						
🕌 in2t	0						
🖁 out1t	0						
18 out2t	1						

3.4 Task 4

Moved delay for 2.5

Name	Value	0.000 ns	100.000 ns	200.000 ns	300.000 ns	400.000 ns	500.000 ns
🖁 in1t	0						
堤 in2t	0						
🖁 out1t	0						
🖁 out2t	1						

Hand drawn version of the simulation



3.5 Task 5

2.6 Code: using multiple modules to create a system

```
21 module and_module(and_out,in1,in2);
22 input in1, in2;
23 output and_out;
24 assign and_out = in1&in2;
25 endmodule
26
27 module or_module(or_out,in1,in2);
28 input in1,in2;
29 output or_out;
30 assign or_out = in1 in2;
31 endmodule
32
33 module first_system(out1,out2,in1,in2);
34 input in1, in2;
35 output out1,out2;
36 wire and_out,or_out;
37 and_module U1(.in1(in1),.in2(in2),.and_out(and_out));
38 or_module U2(.in1(in1),.in2(in2),.or_out(or_out));
```

	2.6 Sim							
	Name	Value	0.000 ns	100.000 ns	200.000 ns	300.000 ns	400.000 ns	500.000 ns
ĺ	🖁 in1t	0						
	🕌 in2t	0						
	18 out1t	0						
	18 out2t	1						

4 Discussion

All of this was fairly simple just to follow your tutorial. The only issue I ran into was that I couldn't run the code for the blocking example (2.4) because it came up with an compiling error. There were no errors on the code, so I eventually decided to just move on.