





Miller Effect

When circuit has a voltage gain, the input capacitance is larger than the physical capacitance.



$$C_{eff} = \frac{\Delta Q}{v_{DD}} = \frac{2v_{DD} \cdot C}{v_{DD}} = 2C$$







Example P32

	Sizes	$R_{n,p}$	$C_{oxn,p}$
NMOS	10μ/1μ	1.5K	17.5fF
PMOS	30μ/1μ	1.5K	52.5fF

top view



$$10\mu/2\mu$$




$$C_{oxn} = 17.5fF \times 2$$

$$R_n = \underline{\underline{3K}}$$

$$R = \rho \frac{l}{A} \quad C = \epsilon \frac{A}{d}$$

$$t_{PHL} = 0.7 \cdot R_n \cdot (C_{ox} + C_L)$$

$$= 0.7 \cdot 1.5K \cdot (17.5fF + 50fF)$$





$$t_{PLH} = 0.7RC$$

$$= 0.7 R_p (C_{ox} + C_L)$$



$$t_{PLH} = 0.7RC$$

$$= 0.7 R_p \cdot (C_{oxp} + C_{Lout})$$



$$C_{in} = C_{inpt} + C_{inn} = \frac{3}{2} (C_{oxn} + C_{oxp})$$

$$t_{pHL} = 0.7 R_n (C_{oxp} + C_{oxn})$$



$$t_{tot} = \frac{5}{2} (C_{opt} L_{opt})$$




$$T = 5 t_{PHL} + 5 t_{PLH}$$

⑥

$$f = \frac{1}{T} = \frac{1}{5(t_{PHL} + t_{PLH})}$$

Dynamic Power Dissipation



$$I_{avg} = \frac{Q_{tot}}{T} = \frac{V_{DD} C_{tot}}{T}$$

$$P_{avg} = I_{avg} \cdot V_{DD}$$

$$= \frac{V_{DD}^2 \cdot C_{tot}}{T} = \frac{V_{DD}^2 \cdot C_{tot}}{T} \cdot f$$

⑦