










Successive Approximation Register ADC (SAR ADC)








$V_{ref} = 10V$
 $V_{in} = 5.2V$




$\uparrow N+1$ cycles
 N : resolution of the ADC
 (4)



$$V_{ref} = 10V$$



(5)




$A_3 \quad A_2 \quad A_1 \quad A_0$

N+1 cycles

Cycle #	D_3	D_2	D_1	D_0	Comp Output
0	0	0	0	0	
1	1	0	0	0	A_3
2	A_3	1	0	0	A_2
3	A_3	A_2	1	0	A_1
4	A_3	A_2	A_1	1	A_0
5	A_3	A_2	A_1	A_0	

①



②