




D Latch

clocked circuit




- ① D flip flop
- ② 0 and 1, ~~passes~~ samples & stores D
- ③ Asynch enables


①



$$C_{tot} = \underline{C_{ovn} + C_{ovp}}$$



②



$t_d: D \rightarrow A: C_A = 2(C_{oxn} + C_{oxp})$

$A \rightarrow B: C_B = \frac{5}{2}(C_{oxn} + C_{oxp})$

$D \rightarrow B: \begin{cases} t_{PHL} = t_{PHL}(D \rightarrow A) + t_{PHL}(A \rightarrow B) \\ = 0.7(R_n || R_p) \cdot C_A + 0.7 R_n \cdot C_B \end{cases}$

$\begin{cases} t_{PLH} = t_{PLH}(D \rightarrow A) + t_{PLH}(A \rightarrow B) \\ = 0.7(R_n || R_p) \cdot C_A + 0.7 \cdot R_p \cdot C_B \end{cases}$




SRAM
 Static RAM
~~cache~~
 fast
 expensive

DRAM
 RAM
 Card
 Computer
 cheaper

SDRAM
 SDRAM
~~DRAM~~
 Synchronous
 Dynamic
 RAM

Flash = EEPROM



charge pump

