


Chapter 10 Models for Digital Design (100 points)

1. For the following circuits estimate the delay at the output. Use the 50 nm (short-channel CMOS) process. (Table 10.2 is from the CMOS text book on page 320). Assume that the capacitor in (a) stores a VDD as the initial value before the NMOS turns on and the capacitor in (b) stores 0 as the initial value before the PMOS turns on. (20 points)


**Table 10.2** Parameters for general digital design using the long-channel (scale factor is 1  $\mu\text{m}$ ) or short-channel (scale factor of 50 nm) CMOS process **used in this book**.

Technology	Drawn	Actual size	$R_{n,p}$	$C_{ox,n,p}$
NMOS (long-channel)	10/1	10 $\mu\text{m}$ by 1 $\mu\text{m}$	1.5k	17.5 fF
PMOS (long-channel)	30/1	30 $\mu\text{m}$ by 1 $\mu\text{m}$	1.5k	52.5 fF
NMOS (short-channel)	10/1	0.5 $\mu\text{m}$ by 50 nm	3.4k	625 aF
PMOS (short-channel)	20/1	1 $\mu\text{m}$ by 50 nm	3.4k	1.25 fF




2. Draw the resistive/capacitive digital model of **ONE pair** of inverters and estimate the oscillation frequency of a 7-stage ring oscillator. NMOS:  $R_n = 3.4 \text{ k}$ ,  $C_{oxn} = 0.625 \text{ fF}$ . PMOS:  $R_p = 3.4 \text{ k}$ ,  $C_{oxp} = 1.25 \text{ fF}$ . (20 points)

3. What is the dynamic power dissipation of the following circuit? (Assume the inverter has adequate current to drive the load capacitor, also  $C_{load} = C_{tot}$ ) (20 points)



4. Build a TG based DFF (edge triggered) in LTSpice. Run the simulation to verify that it is an asynchronous rising edge triggered DFF. Add 0-active set/reset to the circuit and verify. (Use either 1um or the 50nm technology). (20 points)



**Figure 13.22** An edge-triggered D-FF.

5. Build a simple SRAM cell in LTSpice. Run the READ and WRITE operations in simulation. Use the 50 nm technology. (20 points).