CE 433 Lab 5
Name:
Max Krauss
Email: mtkrauss@fortlewis.edu
In this lab we implemented a 3-bit Adder/Subtractor for 2's Complement Signed Binary Numbers on our FPGA.
Figures 1-4: Verilog Code for Task 1 and 2.