Figure 2: Verilog code for task 2 with FPGA testbench commented out.
Figure 2.1: Vivado simulation for the task 2.
Results:
This lab allowed us to review the in's and out's of sequential
circuits. I enjoyed writing the code myself and being able to use my
hands to see that it is working.