







```
No errors found
Checking schematic cell 'Inverter_Short_8bit_20_10{sch}'
No errors found
0 errors and 0 warnings found (took 0.0 secs)
```



Electric Messages

```
Running DRC with area bit on, extension bit on, Mosis bit
Checking again hierarchy .... (0.0 secs)
Found 19 networks
Checking cell 'Inverter_Short_8bit_20_10{lay}'
  No errors/warnings found
0 errors and 0 warnings found (took 0.047 secs)
=====497=====
Checking Wells and Substrates in 'ENGR338_Tucson:Inverter_Short_8bit_20_10{lay}'
  Geometry collection found 96 well pieces, took 0.0 secs
  Geometry analysis used 6 threads and took 0.016 secs
NetValues propagation took 0.0 secs
Checking short circuits in 16 well contacts
  Additional analysis took 0.0 secs
No Well errors found (took 0.016 secs)
=====498=====
Hierarchical NCC every cell in the design: cell 'Inverter_Short_8bit_20_10{sch}'
Comparing: ENGR338_Tucson:Inverter_Short_20_10{sch} with: ENGR338_Tucson:Inverte
  exports match, topologies match, sizes not checked in 0.0 seconds.
Comparing: ENGR338_Tucson:Inverter_Short_8bit_20_10{sch} with: ENGR338_Tucson:In
  exports match, topologies match, sizes not checked in 0.0 seconds.
Summary for all cells: exports match, topologies match, sizes not checked
NCC command completed in: 0.006 seconds.
```







Electric Messages

```

No errors found
Checking schematic cell 'Inverter_20_10{sch}'
No errors found
Checking schematic cell 'MUX_2_1{sch}'
No errors found
Checking schematic cell 'MUX_8bit_2_1{sch}'
No errors found
Checking schematic cell 'OR{sch}'
No errors found
Checking schematic cell 'OR_8bit{sch}'
No errors found
Checking schematic cell 'ALU_8bit{sch}'
No errors found
Checking schematic cell 'simALU_8bit{sch}'
No errors found
0 errors and 0 warnings found (took 0.004 secs)

```






Electric Messages



```

No errors found
Checking schematic cell 'MUX_8bit_2_1{sch}'
No errors found
Checking schematic cell 'OR{sch}'
No errors found
Checking schematic cell 'OR_8bit{sch}'
No errors found
Checking schematic cell 'ALU_8bit{sch}'
No errors found
Checking schematic cell 'simALU_8bit{sch}'
No errors found
0 errors and 0 warnings found (took 0.007 secs)
  
```



$A = 11111111$ (255)
 $B = 00000001$ (1)

$A + B = 00000000$ (256) $co = 1$




```

Type > and < to step through warnings, or open the ERRORS view in the exp
=====117=====
WARNING: no power connection for P-transistor wells in cell 'PMOS_IV[sch]
F:\Fall2021\engr338\simALU_8bit.spi written
Running spice command: Q:\Program Files\XVIM64.exe -i simALU_8bit.spi -r
Spice Output found 0 errors, 1 warnings!
Type > and < to step through warnings, or open the ERRORS view in the exp
  
```

$$B = \infty |$$

$A - B = \begin{matrix} (254) \\ \text{|||||} \end{matrix} | 0 \quad \text{co} = 1$





```
vdd vdd 0 dc 5
V3 S1 0 dc 5
V4 S0 0 dc 5
.tran 0 80n
.options plotwinsize=0
.include C5_models.txt
```


S1 S0

 Electric Messages

```
No errors found
Checking schematic cell 'OR_8bit{sch}'
No errors found
Checking schematic cell 'ALU_8bit{sch}'
No errors found
Checking schematic cell 'simALU_8bit{sch}'
No errors found
0 errors and 0 warnings found (took 0.0 secs)
```







Running DRC with area bit on, extension bit on, Mosis bit
 Checking again hierarchy (0.0 secs)
 Found 88 networks
 0 errors and 0 warnings found (took 0.016 secs)

Checking Wells and Substrates in 'ENGR338_Tucson:ALU_8bit{lay}' ...
 Geometry collection found 2700 well pieces, took 0.016 secs
 Geometry analysis used 6 threads and took 0.0 secs

NetValues propagation took 0.0 secs
 Checking short circuits in 166 well contacts
 Additional analysis took 0.0 secs
 No Well errors found (took 0.016 secs)

Hierarchical NCC every cell in the design: cell 'ALU_8bit{sch}' cell 'ALU_8bit{lay}'
 Comparing: ENGR338_Tucson:AND{sch} with: ENGR338_Tucson:AND{lay}
 exports match, topologies match, sizes not checked in 0.007 seconds.
 Comparing: ENGR338_Tucson:AND_8bit{sch} with: ENGR338_Tucson:AND_8bit{lay}
 exports match, topologies match, sizes not checked in 0.0 seconds.
 Comparing: ENGR338_Tucson:FA_HighSpeed_1bit{sch} with: ENGR338_Tucson:FA_HighSpeed_1bit{lay}
 exports match, topologies match, sizes not checked in 0.0 seconds.
 Comparing: ENGR338_Tucson:FA_HighSpeed_8bit{sch} with: ENGR338_Tucson:FA_HighSpeed_8bit{lay}
 exports match, topologies match, sizes not checked in 0.0 seconds.
 Comparing: ENGR338_Tucson:Inverter_Short_20_10{sch} with: ENGR338_Tucson:Inverter_Short_20_10{lay}
 exports match, topologies match, sizes not checked in 0.0 seconds.
 Comparing: ENGR338_Tucson:Inverter_Short_8bit_20_10{sch} with: ENGR338_Tucson:Inverter_Short_8bit_20_10{lay}
 exports match, topologies match, sizes not checked in 0.0 seconds.
 Comparing: ENGR338_Tucson:MUX_2_1{sch} with: ENGR338_Tucson:MUX_2_1{lay}
 exports match, topologies match, sizes not checked in 0.0 seconds.
 Comparing: ENGR338_Tucson:MUX_8bit_2_1{sch} with: ENGR338_Tucson:MUX_8bit_2_1{lay}
 exports match, topologies match, sizes not checked in 0.0 seconds.
 Comparing: ENGR338_Tucson:OR{sch} with: ENGR338_Tucson:OR{lay}
 exports match, topologies match, sizes not checked in 0.0 seconds.
 Comparing: ENGR338_Tucson:OR_8bit{sch} with: ENGR338_Tucson:OR_8bit{lay}
 exports match, topologies match, sizes not checked in 0.0 seconds.
 Comparing: ENGR338_Tucson:ALU_8bit{sch} with: ENGR338_Tucson:ALU_8bit{lay}
 exports match, topologies match, sizes not checked in 0.0 seconds.
 Summary for all cells: exports match, topologies match, sizes not checked
 NCC command completed in: 0.007 seconds.