

~~vdd vdd 0 DC 5
.tran 0 30n
.include C5_models.txt~~

Electric Messages


Checking schematic cell 'NMOS_IV{sch}'
No errors found


Checking schematic cell 'PMOS_IV{sch}'
No errors found

Checking schematic cell 'Inverter_Short_20_10{sch}'
No errors found

Checking schematic cell 'Ring_Oscillator{sch}'
No errors found

0 errors and 0 warnings found (took 0.0 secs)







```
vdd vdd 0 DC 5
.tran 0 30n
.include C5_models.txt +
```

Electric Messages


```
No errors found
Checking schematic cell 'PMOS_IV{sch}'
No errors found
Checking schematic cell 'Inverter_Short_20_10{sch}'
No errors found
Checking schematic cell 'Ring_Oscillator_Bus{sch}'
No errors found
0 errors and 0 warnings found (took 0.0 secs)
```


-----65-----






```
Checking cell 'Ring_Oscillator_Bus{lay}'  
No errors/warnings found  
0 errors and 0 warnings found (took 0.029 secs)
```





```
=====224=====
Checking schematic cell 'AND{sch}'
  No errors found
Checking schematic cell 'AND_8bit{sch}'
  No errors found
0 errors and 0 warnings found (took 0.002 secs)
=====225=====
```



```

Checking schematic cell 'AND{sch}'
  No errors found
Checking schematic cell 'AND_8bit{sch}'
  No errors found
Checking schematic cell 'simAND{sch}'
  No errors found
0 errors and 0 warnings found (took 0.003 secs)
  
```







```

Checking schematic cell 'AND{sch}'
  No errors found
Checking schematic cell 'AND_8bit{sch}'
  No errors found
Checking schematic cell 'simAND{sch}'
  No errors found
0 errors and 0 warnings found (took 0.003 secs)
=====976=====

```






Electric Messages

```

=====1122=====
F:\Fall2021\engr338\ENGR338_Tucson.jelib written
=====1123=====
Running DRC with area bit on, extension bit on, Mosis bit
Checking again hierarchy .... (0.001 secs)
Found 23 networks
Checking cell 'AND{lay}'
    No errors/warnings found
0 errors and 0 warnings found (took 0.026 secs)
=====1124=====
Running DRC with area bit on, extension bit on, Mosis bit
Checking again hierarchy .... (0.0 secs)
Found 23 networks
0 errors and 0 warnings found (took 0.001 secs)
=====1125=====
Checking Wells and Substrates in 'ENGR338_Tucson:AND{lay}' ...
    Geometry collection found 39 well pieces, took 0.001 secs
    Geometry analysis used 6 threads and took 0.003 secs
NetValues propagation took 0.0 secs
Checking short circuits in 4 well contacts
    Additional analysis took 0.0 secs
No Well errors found (took 0.004 secs)
=====1126=====
Hierarchical NCC every cell in the design: cell 'AND{sch}' cell
Comparing: ENGR338_Tucson:AND{sch} with: ENGR338_Tucson:AND{lay}
    exports match, topologies match, sizes not checked in 0.034 se
Summary for all cells: exports match, topologies match, sizes no
NCC command completed in: 0.042 seconds.
  
```

Electric Messages

Round 27 networks

Checking cell 'AND_8bit{lay}'

No errors/warnings found

0 errors and 0 warnings found (took 0.062 secs)

=====1586=====

Checking Wells and Substrates in 'ENGR338_Tucson:AND_8bit{lay}' ...

Geometry collection found 312 well pieces, took 0.002 secs

Geometry analysis used 6 threads and took 0.005 secs

NetValues propagation took 0.0 secs

Checking short circuits in 32 well contacts

Additional analysis took 0.0 secs

No Well errors found (took 0.008 secs)

=====1587=====

Hierarchical NCC every cell in the design: cell 'AND_8bit{sch}' cell 'AND_8bit{lay}'

Comparing: ENGR338_Tucson:AND{sch} with: ENGR338_Tucson:AND{lay}


exports match, topologies match, sizes not checked in 0.001 seconds.

Comparing: ENGR338_Tucson:AND_8bit{sch} with: ENGR338_Tucson:AND_8bit{lay}



exports match, topologies match, sizes not checked in 0.002 seconds.


Summary for all cells: exports match, topologies match, sizes not checked

NCC command completed in: 0.005 seconds.




< Checking schematic cell 'OR[sch]'
No errors found
0 errors and 0 warnings found (took 0.003 secs)






Electric Messages

```
Running DRC with area bit on, extension bit on, Mosis bit
Checking again hierarchy .... (0.0 secs)
Found 14 networks
Checking cell 'OR{lay}'
    No errors/warnings found
0 errors and 0 warnings found (took 0.018 secs)
=====90=====
Checking Wells and Substrates in 'ENGR338_Tucson:OR{lay}' ...
    Geometry collection found 30 well pieces, took 0.001 secs
    Geometry analysis used 6 threads and took 0.002 secs
NetValues propagation took 0.001 secs
Checking short circuits in 4 well contacts
    Additional analysis took 0.0 secs
No Well errors found (took 0.004 secs)|
=====91=====
Hierarchical NCC every cell in the design: cell 'OR{sch}' cell 'OR{lay}'
Comparing: ENGR338_Tucson:OR{sch} with: ENGR338_Tucson:OR{lay}
    exports match, topologies match, sizes not checked in 0.002 seconds.
Summary for all cells: exports match, topologies match, sizes not checked
NCC command completed in: 0.003 seconds.
```





Electric Messages

No errors found

Checking schematic cell 'OR_8bit{sch}'


No errors found


Checking schematic cell 'simOR{sch}'

No errors found


0 errors and 0 warnings found (took 0.002 secs)

~~vdd vdd 0~~
~~.tran 0 4~~
~~.include C5_m~~




**Electric Messages**

```
Checking again hierarchy .... (0.0 secs)
Found 27 networks
Checking cell 'OR_8bit{lay}'
    No errors/warnings found
0 errors and 0 warnings found (took 0.018 secs)
=====496=====
Checking Wells and Substrates in 'ENGR338_Tucson:OR_8bit{lay}' ...
    Geometry collection found 240 well pieces, took 0.001 secs
    Geometry analysis used 6 threads and took 0.002 secs
NetValues propagation took 0.001 secs
Checking short circuits in 32 well contacts
    Additional analysis took 0.0 secs
No Well errors found (took 0.005 secs)
=====497=====
Hierarchical NCC every cell in the design: cell 'OR_8bit{sch}' cell 'OR_8bit{lay}'
Comparing: ENGR338_Tucson:OR{sch} with: ENGR338_Tucson:OR{lay}
    exports match, topologies match, sizes not checked in 0.001 seconds.
Comparing: ENGR338_Tucson:OR_8bit{sch} with: ENGR338_Tucson:OR_8bit{lay}
    exports match, topologies match, sizes not checked in 0.002 seconds.
Summary for all cells: exports match, topologies match, sizes not checked
NCC command completed in: 0.003 seconds.
```




```
<
Checking schematic cell 'NAND{sch}'
  No errors found
Checking schematic cell 'NAND_8bit{sch}'
  No errors found
0 errors and 0 warnings found (took 0.002 secs)
```


Electric Messages


```

Checking cell 'NAND_8bit{lay}'
  No errors/warnings found
0 errors and 0 warnings found (took 0.033 secs)
=====644=====
Checking Wells and Substrates in 'ENGR338_Tucson:NAND_8bit{lay}' ...
  Geometry collection found 144 well pieces, took 0.001 secs
  Geometry analysis used 6 threads and took 0.001 secs
NetValues propagation took 0.0 secs
Checking short circuits in 16 well contacts
  Additional analysis took 0.0 secs
No Well errors found (took 0.003 secs)
=====645=====
Hierarchical NCC every cell in the design: cell 'NAND_8bit{sch}' cell 'NAND_8bit{lay}'
Comparing: ENGR338_Tucson:NAND{sch} with: ENGR338_Tucson:NAND{lay}
  exports match, topologies match, sizes not checked in 0.001 seconds.
Comparing: ENGR338_Tucson:NAND_8bit{sch} with: ENGR338_Tucson:NAND_8bit{lay}
  exports match, topologies match, sizes not checked in 0.002 seconds.
Summary for all cells: exports match, topologies match, sizes not checked
NCC command completed in: 0.005 seconds.
  
```

```
0 errors and 0 warnings found (took 0.001 secs)
=====23=====
Checking schematic cell 'NOR[sch]'
  No errors found
Checking schematic cell 'NOR_8bit[sch]'
  No errors found
0 errors and 0 warnings found (took 0.001 secs)
```







```
vdd vdd 0 dc 5
.tran 0 40n
.include C5_models.txt
```

Electric Messages

```
=====27=====
Checking schematic cell 'NOR{sch}'
  No errors found
Checking schematic cell 'NOR_8bit{sch}'
  No errors found
Checking schematic cell 'simXOR_bus{sch}'
  No errors found
0 errors and 0 warnings found (took 0.002 secs)
```





Electric Messages

```

Checking cell NOR_8bit{lay}
    No errors/warnings found
0 errors and 0 warnings found (took 0.026 secs)
=====193=====
Checking Wells and Substrates in 'ENGR338_Tucson:NOR_8bit{lay}' ...
    Geometry collection found 144 well pieces, took 0.001 secs
    Geometry analysis used 6 threads and took 0.002 secs
NetValues propagation took 0.0 secs
Checking short circuits in 16 well contacts
    Additional analysis took 0.0 secs
No Well errors found (took 0.003 secs)
=====194=====
Hierarchical NCC every cell in the design: cell 'NOR_8bit{sch}' cell 'NOR_8bit{lay}'
Comparing: ENGR338_Tucson:NOR{sch} with: ENGR338_Tucson:NOR{lay}
    exports match, topologies match, sizes not checked in 0.022 seconds.
Comparing: ENGR338_Tucson:NOR_8bit{sch} with: ENGR338_Tucson:NOR_8bit{lay}
    exports match, topologies match, sizes not checked in 0.003 seconds.
Summary for all cells: exports match, topologies match, sizes not checked
NCC command completed in: 0.03 seconds.

```