





Inverter_sim.spi

```
* Spice Code nodes in cell cell 'Inverter_sim(sch)'  
vdd vdd 0 DC 5  
vin in 0 PULSE(0 5 6n 100p 100p 30n 61n)  
.tran 200n  
.options plotwinsize=0  
.include C5_models.txt  
.END
```



mos-4@0 out in vdd pmos-4@0_b PMOS L=0.6U W=6U

```
spice Code nodes in cell cell 'Inverter_sim{sch}'
```

```
1 vdd 0 DC 5
```


```
1 in 0 PULSE(0 5 6n 100p 100p 30n 61n)
```

```
ran 200n
```

```
ptions plotwinsize=0
```

```
include C5_models.txt
```

```
4D
```






Inverter_100_50_sim.spi

```
Mnmos@0 out in gnd gnd NMOS L=0.6U W=3U M=5
Mpmos-4@0 out in vdd pmos-4@0_b PMOS L=0.6U W=6U M=5

* Spice Code nodes in cell cell 'Inverter_100_50_sim{sch}'
vdd vdd 0 DC 5
vin in 0 PULSE(0 5 6n 100p 100p 30n 61n)
.tran 200n
.options plotwinsize=0
.include C5_models.txt
.END
```




0_50_sim.spi





0_50_sim.spi

```
o out in gnd gnd NMOS L=0.6U W=3U M=5
:00 out in vdd pmos-400_b PMOS L=0.6U W=6U M=5

: Code nodes in cell cell 'Inverter_100_50_sim{sch}'
l 0 DC 5
:0 PULSE(0 5 6n 100p 100p 30n 61n)
:00n
:as plotwinsize=0
:le C5_models.txt
```





Electric Messages

```
=====10=====
Checking schematic cell 'Inverter{sch}'
  No errors found
Checking schematic cell 'Inverter_100_50{sch}'
  No errors found
Checking schematic cell 'sim_inverter_IRSIM{sch}'
  No errors found
0 errors and 0 warnings found (took 0.003 secs)
=====11=====
```