


$$V_{GS} = \sqrt{\frac{2I_{DS}}{\beta_n}} + V_{THN}$$

CE338 Q7

1. Calculate V_{GS} in the following circuit. $K_{Pn} = 120 \mu A/V^2$. (50 points)



$$I_{DS} = \frac{K_{Pn}}{2} \frac{W}{L} (V_{GS} - V_{THN})^2$$

$$\beta_n = K_{Pn} \cdot \frac{W}{L} = 120 \mu A/V^2 \cdot \frac{20}{2} = 1200 \mu A/V^2$$


$$I_{DS} = \frac{\beta_n}{2} (V_{GS} - V_{THN})^2$$

$$2I_{DS} = \beta_n (V_{GS} - V_{THN})^2$$

$$\frac{2I_{DS}}{\beta_n} = (V_{GS} - V_{THN})^2 \Rightarrow \sqrt{\frac{2I_{DS}}{\beta_n}} = V_{GS} - V_{THN}$$

2. Draw cross-section 3 for the following layout. (50 points)

Active: opens up
FOX
Select: Dope nt/pt





$$\Rightarrow V_{GS} = \sqrt{\frac{2I_{DS}}{\beta_n}} + V_{THN}$$

$$= \sqrt{\frac{16 \mu A}{1200 \mu A/V^2}} + 0.8$$

$$= 0.115 + 0.8$$

$$= 0.915 V$$




D




60x

Bottom-up


CMOS



BJT




ENGR338 HW 3 Semiconductor Basics, the N Well, and C5 Layers



1. Draw a pn junction and explain: (20 points)

- 1) Without an external voltage, the formation of a depletion region.
- 2) With an external voltage, explain the changes of the width of the depletion region under 'forward bias' and 'reverse bias' operations.
- 3) Explain how the depletion region will be changed, and how the diode capacitance will be changed with an increasing voltage under both 'forward bias' and 'reverse bias' operations.
- 4) Hand-draw the I-V curve of a real diode (with a 0.7 built-in voltage and no reverse breakdown) and the IV curve of an ideal diode.
- 5) Hand-draw the IV curve of a real Zener diode (with a 0.7 built-in voltage and a $-V_z$) and the IV curve of an ideal Zener diode.

2. For the layout of n-wells seen in the following figure (top view), sketch the cross-sectional views at the places indicated. Is there a parasitic pn junction in the layout? If so, where? (20 points)




3. An n-well resistor has a width of 20 and a length of 400. A 20 by 20 square of n-well has a 15 fF parasitic capacitance. If the square resistance is 800 ohm, what is the time delay through this resistor without any extra load? (10 points)

4. The following figure shows the top-view of a layout. Draw the cross-sectional view of the location indicated by the dashed line. (10 points)


→ Distributed Time Delay

$$\frac{RC}{}$$

$$0.35 \cdot R_{\text{square}} \cdot C_{\text{square}} \cdot l^2$$




5. The following figure shows the top-view of a layout. Draw the cross-sectional views (cross-section 1 and cross-section 2 of the locations indicated by the dashed lines). (10 points)



6. Draw the cross-sectional view of all the layers of the C5 technology (from P-sub to over glass opening). (10 points)

7. Why the footprint of N-Select is larger than N-Active? (10 points)


To minimize misalignment



8. Can a polysilicon wire be used as resistors? How to reduce the resistance of a polysilicon wire? (10 points)

CS: Poly resistance $200 \Omega/\text{square}$

Deposit silicide on the top of poly




Switching Point of Inverters

$$V_{in} = V_{out} = V_{SP}$$

$$\frac{\beta_P}{2} (V_{DD} - V_{SP} - V_{TNP})^2 = \frac{\beta_N}{2} (V_{SP} - V_{TNP})^2$$

$$V_{SP} = \sqrt{\frac{\beta_N}{\beta_P}} \cdot V_{TNP} + (V_{DD} - V_{TNP}) = \underline{\underline{2.5V}}$$



$$V_{SP} = \underline{\underline{2.5V}}$$

$$1 + \sqrt{\frac{\beta_N}{\beta_P}} = \underline{\underline{10k \text{ range}}}$$

$$\frac{3.3V}{5} = \frac{R_2}{R_1 + R_2}$$


$$\sqrt{\frac{\beta_N}{\beta_P}} \approx 1$$

$$\frac{K_{PN} W_N}{2 L_N} = \frac{K_{PP} W_P}{2 L_P}$$

$$\left\{ \begin{array}{l} K_{PN} = 120 \mu A/V^2 \\ K_{PP} = 40 \mu A/V^2 \end{array} \right.$$

5V Arduino

3.3V



Reduce the life-span