


Verilog: .v
 Name of the module → module andGate (in1, out) → ports




input in1, in2;
 output out;

assign out = in1 & in2;



endmodule



inst 1/15
test bench .v

module andGate_tb;

reg a, b;

wire y;

andGate UUT (

initial begin
 end

endmodule

.a(a), .b(b), .y(y)

#5; a = 1'b0; b = 1'b0;

#5; a = 1'b0; b = 1'b1;


#5; a = 1'b1; b = 1'b0;

#5; a = 1'b1; b = 1'b1;


test.v

```
module andGate  
endmodule  
module orGate  
endmodule  
:  
:
```

andGate.v



orGate.v



test_tb.v

```
reg at, bt;  
wire w1;  
  
andGate vUT1 (y(w1),  
orGate vUT2 (a2(w1),  
xorGate vUT3 (
```

test_tb.v

